

02-25-00

A

OSTROLENK, FABER, GERB & SOFFEN, LLP

Attorneys at Law

1180 Avenue of the Americas

New York, New York 10036-8403

(212) 382-0700

Telex
23 6925

Facsimile
(212) 382-0888

Cable
Ostrofaber New York

jc511 U.S. PRO
09/512497

02/24/00

02/24/00
JC760 U.S. PRO

Express Mail # EH393852531US

Assistant Commissioner for Patents
Washington, D.C. 20231
Attn: Box Patent Application

OFGS File No.: IR-1649 (2-1939)
Inventor : Daniel M. KINZER, Ritu SODHI and Mark PAVIER
Title : TRENCH FET WITH NON OVERLAPPING POLY AND
REMOTE CONTACT THEREFOR
Assignee : International Rectifier Corporation

Enclosed herewith please find the following documents in the above-identified application for United States Letters Patent:

- 31 Pages of Specification including Abstract and Claims
- 21 Numbered Claims Calculated as 21 Claims for Fee Purposes
- 11 Sheets of Drawing Containing Figures 1 to 18. (Informal)
- X Declaration and Power of Attorney
- Priority is Claimed under 35 U.S.C. §119:
 - Convention Date for Appln. S.N.
 - Certified Priority Application
 - Verified Statement Claiming Small Entity Status under 37 C.F.R. §1.27.
- X Assignment
- X Return-Addressed Post Card

OFGS Check No. 4848, which includes the fee of \$748.00, calculated as follows:

Basic Filing Fee:	\$ 690.00
Additional Filing Fees:	
Total Number of Claims in Excess of 20, times \$18:	18.00
Number of Independent Claims in Excess of 3, times \$78:	0.00
One or More Multiple Dependent Claims: Total \$260	0.00
Total Filing Fees	708.00
Assignment Recording Fee: \$40	40.00
TOTAL Filing Fee and Assignment Recording Fee:	<u>\$748.00</u>

In the event the actual fee is greater than the payment submitted or is inadvertently not enclosed, or if any additional fee during the prosecution of this case is not paid, the Patent and Trademark Office is authorized to charge the underpayment to Deposit Account No. 15-0700.

EXPRESS MAIL CERTIFICATE

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee (mail label #EH393852531US) in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on February 24, 2000:

Dorothy Jenkins

Name of Person Mailing Correspondence

Dorothy Jenkins

Signature

February 24, 2000

Date of Signature

Respectfully submitted,

Samuel H. Weiner

Samuel H. Weiner

Registration No.: 18,510

OSTROLENK, FABER, GERB & SOFFEN, LLP

1180 Avenue of the Americas

New York, New York 10036-8403

Telephone: (212) 382-0700

SHW:fs

02-25-00

- 1 -

TRENCH FET WITH NON OVERLAPPING POLY
AND REMOTE CONTACT THEREFOR

FIELD OF THE INVENTION

5 This invention relates to MOSgated semiconductor devices and more specifically, relates to such devices with a trench geometry and a remote contact structure. This application is an improvement of copending application serial no. 09/416,796, filed October 13, 1999 (IR-1461) and entitled MOSGATED DEVICE
10 WITH TRENCH STRUCTURE AND REMOTE CONTACT AND PROCESS FOR ITS MANUFACTURE.

More specifically, the present invention employs narrow strips of polysilicon to connect together the trench gate polysilicon formed in spaced parallel
15 trenches, thereby to reduce gate to source capacitance C_{GS} .

BACKGROUND OF THE INVENTION

MOSgated devices are well known and may have a planar channel geometry or a trench channel geometry.

In the planar geometry version, spaced channel regions are diffused into the surface of a chip and MOSgates cover the invertible channel regions which are coplanar with one another. Such structures are useful
5 over a wide range of breakdown voltages.

In the trench geometry version, invertible channel regions are formed along the vertical walls of U-shaped trenches etched into the silicon surface. A source contact is connected to the channel region and
10 source region for each separate trench unit. Trench devices are preferably used for lower breakdown voltage ratings, for example, less than about 100 volts.

Both planar geometry devices and trench geometry devices may be formed with channel regions of a
15 spaced polygonal or spaced stripe arrangement.

Trench geometry devices have an inherently lower capacitance between gate and source, and thus a lower charge Q_g than planar devices. Since an important figure of merit of a MOSFET is the product of Q_g and the
20 on-resistance $R_{DS(on)}$, trench devices are frequently desired for low voltage applications requiring a minimum switching loss such as the MOSFETs used in low voltage

power supplies for supplying power from a battery to a portable electronic device such as a lap top computer.

Trench device geometries have not permitted the best trench density for minimizing the R_{DSN} . Therefore, while the trench device has a low Q_g , complex manufacturing processes are needed to produce a low R_{DSN} as well.

Thus, it is desirable to provide a trench geometry MOSgated device such as a MOSFET, which has a minimized Q_g and R_{DSN} but is capable of inexpensive and reliable production techniques.

BRIEF DESCRIPTION OF THE INVENTION

A novel trench structure and manufacturing process is provided in which both a very low Q_{GD} and R_{DSN} is provided through the use of novel spaced polysilicon strips for connecting the polysilicon gates in a plurality of spaced adjacent trenches, with contacts to the source and channel region being remote from the trench areas. As a result, the trenches can be more closely spaced, to increase total channel width per unit area. The Q_g is also reduced by the use of a unique trench mesa height and control of the trench bottom relative to the P/N junction which defines the bottom of

the invertible channel along the walls of the trench.
Further and in accordance with the invention, the reduced
area of the narrow polysilicon strips for connecting the
polysilicon trench structures further reduces Q_g or the
5 gate to source capacitance C_{gs} . More specifically, a
trench depth (or mesa height) of about 1.8 microns is
used, with the trench bottom penetrating the P/N junction
by about 0.2 to 0.25 microns.

10 The novel trench structure is also preferred to
have any desired length and a width of about 0.6 microns.
The trenches may be arranged in parallel, coextensive
groups with a spacing greater than about 0.6 microns.
The trenches are filled with a separate conductive
polysilicon body which acts as the device gate. The
15 separate elongated polysilicon bodies are connected to
one another by spaced perpendicular polysilicon strips
extending perpendicularly across the trenches. Each
parallel set of trenches are spaced from an adjacent set
by a strip of untrenched area running perpendicular to
20 the elongated trenches. The source/base contacts may
be formed in this strip, remotely from the trench
structures, but connected to the channel region and
source region for each trench.

By making contact only to the source region, a bidirectional conductive device can be formed.

The novel device lends itself to a simplified manufacturing process having a reduced number of masks and critical mask alignments and has a minimized C_{gd} and thus a minimized figure of merit.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross-section of one cell of a prior art planar geometry MOSFET.

Figure 2 is a cross-section of one cell of a second prior art planar geometry MOSFET.

Figure 3 is a cross-section of one cell element of a prior art trench geometry device.

Figure 4 is a top view of a die which may incorporate the present invention.

Figure 5 is a cross-section of the active area of the chip of Figure 4 at region "A" in Figure 4 and shows the trench structure and a common polysilicon gate as in application serial no. 09/416,796 (IR-1461) and is

a cross-section of Figure 6 taken across section line 5-5 in Figure 6.

Figure 6 is a top schematic view of region "A" of Figure 4 to show two rows of trenches and their remote source contacts with the upper polysilicon layer removed.

Figure 7 is a cross-section of Figure 6 taken across section line 7-7 in Figure 6 to show the source contact structure between rows of trenches in Figure 6.

Figure 8 is a cross-section of the die area "B" in Figure 4 and shows the termination structure which surrounds the die of Figure 4.

Figure 9 is a top schematic view of the termination topology at region 5 of Figures 4 and 8.

Figure 10 is a cross-section of a small portion of a die, showing the first steps in the manufacture of the device of Figures 4 to 6.

Figure 11 is a cross-section of the die portion of Figure 10 following diffusion steps for forming the regions which will become the source and channel regions.

Figure 12 is a cross-section of the structure of Figure 11 after the formation of typical trenches.

Figure 13 is a cross-section of the structure of Figure 12 after the formation of gate oxide in the trenches and the formation of a layer of in-situ-doped polysilicon.

Figure 14 is a cross-section of a portion of space between rows of trenches preparatory to the formation of the source/channel contact.

Figure 15 is the cross-section of Figure 14 after the formation of contact regions for the source/channel contact, and prior to the steps which complete the active regions as shown in Figure 5.

Figure 16 is a top schematic view similar to that of Figure 6 of the structure of the improvement of the present invention.

Figure 17 is a cross-section of the structure of Figure 16, taken across section line 17-17 in Figure 16.

Figure 18 is a top schematic view like that of Figure 16 for a second embodiment of the improvement of this invention.

DETAILED DESCRIPTION OF THE DRAWINGS

5 Figure 1 shows, in cross-section, a single power MOSFET cell 30 of a power MOSFET made in accordance with the disclosure of U.S. Patent No. 5,731,604, the disclosure of which is incorporated herein by reference. Cell 30 is one of a large number of spaced polygonal
10 planar cells which each include a P-type channel diffusion region 31 (sometimes referred to as a base region) in a low resistivity, epitaxially formed substrate 32. Channel region 31 receives a P⁺ diffusion 33 and an N⁺ source diffusion 34. The area between the
15 outer periphery of source region 34 at its upper surface, and extending to the periphery of P region 31 defines a planar invertible channel region 35. Channel region 35 is covered by a layer of silicon dioxide 36, which defines a gate insulation layer and the gate insulation
20 layer is covered by a conductive polysilicon layer 37 which is a conductive gate electrode sometimes referred to as gate poly. The polysilicon layer 37 is insulated from a continuous aluminum source electrode 38 by an
25 insulation layer 39 which usually is a deposited low temperature oxide or an LTO layer. Other insulation

materials can be used. A drain electrode, not shown, is fixed to the bottom of a 375 micron thick N⁺⁺ body (not shown) which carries the N-epitaxial layer 32. Note that source electrode 38 contacts both N⁺ source region 34 and
5 P⁺ region 33 in the etched opening 40 in silicon 32.

In typical devices using the cell structure shown in Figure 1, and designed to withstand a breakdown voltage of lower than about 40 volts, for example, a V_{DS} of 24 volts, and turned on by a voltage V_{GS} between gate
10 37 and source 38 of 10 volts, the source diffusion 34 has a depth of about 0.4 microns and the P base 31 has a depth of about 1.9 microns. The capacitance between the gate 37 and the drain 32 is relatively high in a planar design such as that of Figure 1 so that the charge Q_{GD} is
15 high, for example, greater than about 12.3. Thus, in a planar cellular design with a reduced on-resistance of about 9.3 milliohms, the figure of merit or R_{DS(on)} X Q_{GD} is about 115 (mΩnC).

Figure 2 shows another cell configuration which
20 is similar to that of Figure 1 and similar numerals designate similar structures. The structure shown in Figure 2 is that of copending application Serial No. 08/956,062 filed October 22, 1997 (IR-1232), the disclosure of which is incorporated by reference into

this application. The device of Figure 2 differs basically from that of Figure 1 only in using a side insulation spacer insulation 50 for LT0 39, rather than photo lithography step to define the contact opening 40.

5 For the same reverse voltage and gate voltage given above Figure 1, and using a source depth of 0.1 microns and base depth of 1.5 microns, the figure of merit for such devices exceeds about 128 ($m\Omega\text{cm}$).

10 It is desirable to reduce this high figure of merit particularly for low voltage devices to be used in relatively high frequency applications where switching loss is to be reduced as much as possible. The figure of merit can be reduced in a stripe trench design by careful optimization of the trench depth and P base depth.

15 Figure 3 schematically shows the cross-section of a known trench device which has an N^- epitaxial substrate 51 which has a plurality of parallel trenches, two of which are shown as trenches 52 and 53, formed in a P type channel 54. N^+ source regions 55-56 extend the

20 length of the trenches, as shown for trench 52. Trenches 52 and 53 are then lined with gate oxides 57 and 58 respectively and are filled with polysilicon strips 59 and 60 respectively. Strips 59 and 60 are necessarily interrupted at the top surface of silicon 51, but are

connected together at some other region of the die, not shown, and are connected to a common gate electrode 61. The tops of polysilicon strips 59 and 60 and a portion of source regions 55 and 56 are insulated from an aluminum
5 source electrode 62 by LTO strips 63 and 64.

The structure of Figure 3 is a trench structure in which invertible channels are formed in the P material lining the vertical walls of trenches 52 and 53 and which extend from sources 55-56 to N-region 51. The structure
10 has a low $R_{DS(on)}$ and so was thought to be the preferred structure for power MOSgated devices intended for use at low voltages, for example, voltages lower than about 40 volts.

The present invention provides a novel design
15 for trench type devices which provides simplified manufacturing techniques and an improved trade off of such variable as Q_{GD} and $R_{DS(on)}$ to provide a low voltage device with a reduced figure of merit and reduced cost, as compared to known devices.

20 The structure of the device of application serial no. 09,416,796 (IR-1461) is shown in Figures 4 to 9, and one process of manufacture for the structure is shown in Figures 10 to 15.

Referring first to Figure 4, there is shown the top view of a typical die 70 containing the structure of the present invention. Die 70 may have a width of 102 mils and a length of 157 mils (the largest size that can fit into an S08 style package), although the die may have any desired dimensions. The die has a top source electrode 71, a gate pad 72 to which a polysilicon gate is connected, as will be later described, and has a bottom drain electrode 73, shown in Figure 5.

A small portion of the active trench area of the die of Figure 4, shown within circle "A" is shown in detail in Figures 5 and 7. A small portion of the termination of the die of Figure 4, shown within circle "B" is shown in more detail in Figures 8 and 9. It will be noted that the device to be described has an improved active area utilization of almost 84%, using a reduced area termination, a small gate pad 72 (6 mil X 6 mil) and a small street width (where die are separated within a wafer) of about 3.1 mils. The gate busses (not shown) extend parallel to the direction of the trenches to permit unrestricted current flow and reduced gate resistance (of about 2.5 ohms) in the die of Figure 4.

The active area "A" as shown in Figures 5, 6 and 7 is shown for a vertical conduction type device

having an N⁺ body 80, to which drain contact 73 is connected and which receives and N⁻ epitaxially deposited, junction receiving layer 81. A P type channel diffusion 82 is formed into the upper planar surface of N⁻ substrate layer 81 to a first depth, for example, 1.5 to 1.6 microns. A shallow N⁺ source region 83 is formed into the upper surface of region 81 to a second depth, for example 0.3 to 0.4Å.

A plurality of rows of parallel, coextensive trenches 85 are then etched into the surface of substrate 81 to a third depth which is greater than the depth of P diffusion 82, preferably by 0.2 to 0.25 microns. Thus, parallel trenches 85 have a depth of about 1.8 microns, cutting through source layer 83 and channel layer 82 as shown. Figure 6 shows the silicon surface as containing first and second rows 86 and 87 of trenches 85, separated by a central untrenched area 88 which will be later described to be the area to receive remote source/channel contacts for the device, permitting a very close high density spacing of the trenches.

Trenches 85 have a preferred width of about 0.6 microns and a length of about 5-8 microns. The trench spacing should be equal to or greater than about 0.6 microns.

The space 88 between rows 86 and 87 should be as small as possible, to conserve active trench area.

The interior of each of trenches 85 are lined with a grown silicon dioxide gate insulation layer 90 which may have a thickness of 300 to 500 Å. The interior of each of the gate oxide lined trenches is then filled with a conductive polysilicon layer 95 which acts as the device gate. Note that the polysilicon layer 95 is insulated from, but extends continuously across the upper surface of the substrate between each of the trenches 85. This is to be contrasted to the conventional polysilicon gate structure of prior art devices as shown in Figure 3, in which the polysilicon strips of each "cell" is separated from adjacent ones by the source contact structure. An important feature of the arrangement of Figure 3 is that the adjacent cells of Figure 5 may be closer to one another, and more densely packed, (producing a greater channel width per unit area) with the source contact made to a location which is laterally remote from the trench.

The upper surface of the polysilicon layer is then covered with a TEOS insulator layer 96 or other suitable insulation layer to insulate the polysilicon gate electrode layer 95 from the source electrode 71.

In order to make contact to the source/channel regions which are remote from the ends of the trenches, the contact structure disclosed in U.S. Patent 5,731,604 may be used, as schematically shown in Figures 6 and 7.

5 Thus, a plurality of openings are made in the region 88, shown as polygonal (rectangular) etched frames 101 and 102 which encircle rectangular contact windows 101a, 102a that permit contact of aluminum source electrode 71 to the source region 83 and the channel region 82 at spaced
10 locations along row 88 in Figure 6. A shallow silicon trench 101b, 102b is etched in the contact window to expose the P-base 82 for contact. These contact regions can have any desired spacing from one another, and are preferably shorter in the direction of elongation of the
15 trenches to reduce the width area needed for this source contact. Preferably, the contacts have a pitch perpendicular to the direction of elongation of the trenches of about 4.8 microns. These contacts are then connected to the shallow sources 83 at the top of each
20 shallow trench and provide for current flow between source 71 and drain 73 in Figure 5 when a suitable voltage applied to polysilicon 95 inverts the channel adjacent to the exterior of each trench. Current flows horizontally through the source region 83 between the

trenches, and then vertically down through the channel 82 (Fig. 5) to the drain 72.

It should be noted that the structure has been illustrated to this point for an N channel device.

5 Clearly, all conductivity types can be reversed to form a P channel device.

10 Figures 8 and 9 schematically illustrate a termination structure which can be used for the die of Figure 4. Thus, a small area termination may be used, comprising a polysilicon field plate 110 (defined by an extension of polysilicon layer 95), a gap 111 in the polysilicon layer 95 and an EQR ring 112, also defined by an extension of the polysilicon layer 95.

15 There is next described one process for the manufacture of the trench MOSgated device of Figures 4 to 9. The device to be made is for a power MOSFET rated at a voltage of 30 volts and having a die size of 102 by 157 mils.. The numerals which described elements of the die in Figures 4 to 9 are used in Figures 10 to 15 to
20 identify similar parts.

The first step in the process is to select a silicon wafer having a main N⁺ body 80 which is 375

microns thick and has a resistivity of 0.003 Ωcm . As shown in Figure 10, the upper surface of the wafer has the N^- epitaxial layer 81 grown thereon. Layer 81 is phosphorous doped and is 5 microns thick and has a
5 resistivity of .2 Ωcm for a 30 volt device. A field oxide layer 115 is first grown atop layer 81 to a thickness of 7500 Å in an oxidation step in steam at 1050°C. A mask step is then carried out to mask the field oxide in the termination region and to open the
10 active area of the device by a suitable etch and strip step.

Thereafter, and as shown in Figure 11, a boron implant is carried out, to form P region 82. The boron implant dose is $8\text{e}13$ at 120 KeV. The boron is then
15 driven to a depth of 1.5 to 1.6 micron by a drive at 1175°C for 25 minutes. The source region 83 is next formed, using an arsenic implant at a dose of $1\text{E}16$ at 100 KeV. This is followed by heating at 900°C for 60 minutes in nitrogen to preanneal the implant, and then by heating
20 at 850°C for 9 minutes in steam, to grow an oxide layer 120 to a thickness of about 2000 Å.

A second mask step is then carried out to define trenches in the active area. A dry plasma etch is then carried out to etch the spaced trenches as shown in

Figure 12. The trench depth is preferably 1.7 to 1.8 microns, which has been found to lead to the most advantageous trade-off between Q_{GD} and $R_{DS(on)}$ in the completed device.

5 More specifically, the trench etch should be almost 0.2 to 0.25 microns deeper than the P channel region 82. Making the trench deeper improves $R_{DS(on)}$ but reduces breakdown voltage. Making the trench shallower reduces Q_{GD} but creates a higher $R_{DS(on)}$. A trench depth of
10 about 1.8 microns and about 0.2 to 0.25 microns deeper than the P channel has been found to produce the most advantageous trade-offs between Q_{GD} , $R_{DS(on)}$ and breakdown voltage.

15 Since the source/channel contact is remotely located, the trench length must be carefully chosen to prevent easy failure due to a low avalanche energy (due to a long current path and a high R_b^1 in N^+ source regions 83). Thus, 5 microns is preferred when using a trench to trench spacing of 0.6 microns for trenches with
20 openings of 0.6 microns. At a more medium trench density, for example, with trenches spaced by 1.2 to 1.8 microns, the trench length can be increased to about 14 microns without being unduly "weak" to avalanche energy.

Following the trench etch step in Figure 12, the photoresist is stripped and the wafer is deglassed and cleaned. A sacrificial oxide is next grown by heating the wafer to 950°C in steam and then deglassing and removing the grown oxide and cleaning the wafer. A gate oxide preferably a TCA oxidation step is then carried out at 950°C to grow the gate oxide layer 90 to a thickness of 300 to 500 Å, as shown in Figure 13. Note that oxide layer 90 overlies the oxide 120 which spans across the silicon surface between trenches and thickens the oxide layer on the spanning surfaces.

Thereafter, and also shown in Figure 13, the conductive polysilicon layer 95 is grown over the active surface of the device (and in the termination regions). Rather, in-situ polysilicon doping should be used in which the polysilicon is deposited with in-situ dopants, for example, using silane plus phosphine. It has been found that the use of in-situ doping leads to a reduction in threshold voltage of about 0.5 volts compared to an undoped film. Alternatively, a POCl₃-doped poly film can be used, if the phosphorous is driven to the bottom of the trench.

A preferred process employs the initial formation of an undoped polysilicon layer about 1000 Å

thick, followed by the deposition of 6500 Å thick in-situ
doped polysilicon. This process forms a polysilicon
layer 95 having a thickness of 7500 Å which completely
fills the interiors of the oxide coated trenches 85, and
5 overlies the oxide over the planar silicon surface
bridges between trenches.

The next step in the process employs a third
polysilicon mask, used to open the polysilicon layer 95
at locations in areas such as area 88 in Figure 6 to
10 receive the source/channel contact, and in the
termination region to form the gap 111 (Figures 8 and 9)
in the termination area to define and separate the field
plate 110 and EQR ring 112. Thus, in Figure 14, and in
area 88, the polysilicon layer 95 is patterned and then
15 etched away to open windows 130, 131 and 132 in the
polysilicon layer 95 and the underlying oxide layer 120,
90. A plasma etch is preferably used. As will be later
described, and in accordance with the improvements of the
present invention, a larger area of the polysilicon layer
20 is removed, leaving only spaced strips dispersed
perpendicular to the trenches and connected to and
continuous with the polysilicon in each of the trenches.

A thermal oxidation (95°C for 30 min. in
TCA/O₂) is now done in order to have a better interface

between the polysilicon and the interlayer dielectric film. The thermal oxide provides a more conformal covering over the polysilicon.

5 Thereafter, the TEOS layer 96 is formed to a thickness of 7500 Å.

10 Next, and as shown in Figure 15, a fourth mask, which is the contact mask, is applied to define the source/channel openings in the rows such as row 88 and, using the process sequence of copending application Serial No. 08/956,062 (IR-1232), the trenches 101, 102 and 103 are etched through the N⁺ layer 83 and into the top of the P channel layer 82. The edge of oxide layer 120, 90 is preferably etched back slightly.

15 This step is followed by a heavy P⁺ base implant 140 (not shown in Figure 7) which is annealed at 900°C for about 30 minutes. P⁺ base implant 140 reduces the device R_b, (base resistance).

20 The wafer is next deglassed and cleaned and the aluminum source metal 71 is applied to the device surface, making contact to the source region 83 and P channel.

A fifth mask (the metal mask) is next applied to define the gate and 72 (Figure 4) and gate busses (not shown) which run parallel to the direction of elongation of the trenches 85.

5 Finally, the wafer is sintered at 425°C for 1 hour. The bottom of N+ region 80 (Figure 5) is then ground to reduce its thickness to about 200 microns. Preferably, the surface is first ground with a rough grind, followed by grinding with a smoother grind,
10 followed by an etch to cause stress relief of the ground surface. A suitable back side metal 73 is then applied to the back of the device.

 The wafer is then tested and the die are separated in the customary manner. The die may then be
15 housed, for example, in SO-8 type housings.

 The above described process and device is for the manufacture of a power MOSFET which has a reduced figure of merit. Numerous variations are possible to adjust the device process and to make other kinds of
20 MOSgated device, for example, IGBTs.

 In one modification, the process can be altered to make a bidirectional type of MOSFET. Thus, in making

contact to the rows 88, if the aluminum source 71 in Figure 15 contacts only the source 83 and not the channel region, then device can be used for bidirectional operation in applications with low dV/dt duty.

5 Referring next to Figure 16, there is shown, in a view similar to that of Figure 6, one embodiment of the improvement of the invention. Components similar to those of the preceding description carry the same identifying numeral.

10 As shown in Figure 16, the polysilicon layer 95 found in process step 13 is plasma etched to leave only spaced polysilicon strips 200, 201 which are spaced from one another and are connected to and continuous with polysilicon strips 95 in the trenches 85. Further, the
15 alternate trenches 85 are elongated and continuous, shown as elongated trenches 210 and 211 in Figure 16. This novel structure produces a further reduction in C_{GD} and thus Q_c .

20 The structure of Figure 16 will have the same cross-sectional appearance when seen across section line 5-5 as is shown in Figure 5. Its structure as seen across section line 17-17 is that shown in Figure 17 which is similar to that of Figure 5, except that the

TEOS layer 90 contacts the surface of the die at first above the oxide layer 120 over the die surface.

Figure 18 shows a second embodiment of the invention which all trenches 210, 211, 212 and 213 are elongated and are connected at their ends by perpendicular polysilicon strips 200 and 201. The contact structures 82 are moved to a position spaced from the ends of the trenches as shown. This structure has a slightly higher $R_{DS(on)}$ than that of Figure 16, but its Q_g is reduced significantly.

It will also be noted that the contact structure at section line 7-7 in Figure 18 will be that shown in Figure 7 while the structure at section lines 5-5 and 17-17 in Figure 18 is that shown in Figures 5 and 17 respectively.

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

WHAT IS CLAIMED IS:

1. A MOSgated device comprising:

5 a semiconductor substrate of one of the
conductivity types and having an upper planar surface;
a channel diffusion region of the other of the
conductivity types which extends into said upper planar
surface of said substrate and to a first depth below said
surface;

10 a source diffusion of said one of the
conductivity types which extends into said substrate to a
second depth which is less than said first depth;

15 a plurality of spaced trenches formed into said
substrate and into its said upper planar surface to a
third depth below said substrate surface which is greater
than said first depth;

an insulation gate layer formed on the walls of
said plurality of trenches at least in the areas between
said first and second depths;

20 conductive gate bodies disposed within the
interiors of each of said trenches;

25 a plurality of narrow, spaced conductive gate
strips disposed atop said insulation gate layer and
extending across and contacting each of said conductive
gate bodies;

a source contact connected to said source diffusion region at a location on said upper planar surface which is completely laterally removed from said plurality of trenches;

5 a gate electrode connected to said plurality of conductive gate strips;

and a drain contact connected to said substrate.

10 2. The device of claim 1 wherein said plurality of spaced trenches are parallel to one another and are coextensive with one another.

15 3. The device of claim 2 wherein said plurality of spaced trenches are formed in a plurality of spaced rows and are parallel to one another and are coextensive with one another within each row.

4. The device of claim 1 wherein said trenches have a depth of about 1.8 microns.

20 5. The device of claim 1 wherein said third depth is about 0.2 to 0.25 microns deeper than said first depth.

6. The device of claim 4 wherein said third depth is about 0.2 to 0.25 microns deeper than said first depth.

5 7. The device of claim 1 wherein said trenches have a width of about 0.6 microns and a spacing of about 0.6 microns or greater.

8. The device of claim 4 wherein said trenches have a width of about 0.6 microns and a spacing of about 0.6 microns or greater.

10 9. The device of claim 5 wherein said trenches have a width of about 0.6 microns and a spacing of about 0.6 microns or greater.

15 10. The device of claim 1 wherein said gate insulation is an oxide layer having a thickness greater than about 200 Å and which fully covers the interior of each of said trenches and wherein each said conductive gate bodies is polysilicon which completely fills each of said trenches and is insulated from said substrate.

20 11. The device of claim 1 wherein said source contact is further connected to said channel region as well as said source region.

12. In a MOSgated device; a semiconductor substrate of one of the conductivity types and having an upper surface; at least first and second invertible vertical channel forming trenches formed through said upper surface and into said substrate for a first depth; a gate oxide coating the interior walls of said at least first and second trenches; a channel region of the other conductivity type disposed adjacent to a portion of the length the walls of said first and second trenches and to a second depth below said upper surface, said second depth being less than said first depth; a shallow source region which extends from said upper surface and into said substrate for a third depth; said third depth being less than said second depth; first and second spaced conductive polysilicon layers filling said at least first and second trenches respectively and which are insulated from said substrate; and at least one narrow conductive polysilicon gate strip disposed atop and insulated from said upper surface and extending across and contacting each of said first and second spaced conductive polysilicon layers.

13. The device of claim 12 which further includes a source contact which is fully laterally spaced from the area of said upper surface which is between said

at least first and second trenches and connected to at least said source region at a location remote from said first and second trenches.

5 14. The device of claim 13 in which said source contact is also connected to said channel region at said remote location.

15 15. The device of claim 12 wherein said trenches have a depth of about 1.8 microns.

10 16. The device of claim 12 wherein said channel region is about 0.2 to 0.25 microns deeper than said trenches.

15 17. The device of claim 16 wherein said trenches have a depth of about 1.8 microns.

15 18. The device of claim 12 wherein said trenches have a width of about 0.6 microns and a spacing of about 0.6 microns or greater.

15 19. The device of claim 15 wherein said trenches have a width of about 0.6 microns and a spacing of about 0.6 microns or greater.

20. The device of claim 18 in which said source contact is also connected to said channel region at said remote location.

21. A process for the manufacture of a
5 MOSgated power device; said process comprising the steps
of diffusing a channel region of one conductivity type
into a surface of a substrate of the other conductivity
type to a first depth; diffusing a source region of the
other conductivity type to a second depth which is less
10 than said first depth; etching a plurality of spaced and
generally U-shaped trenches into the surface of said
silicon substrate to a third depth which is greater than
said first depth; forming a gate oxide over the interior
surfaces of said trenches and forming an insulation oxide
15 over the surface areas between said trenches; and then
depositing a continuous layer of conductive polysilicon
into each of said trenches and over said insulated
surface between said trenches; and then etching away a
portion of the layer of polysilicon, leaving at least one
20 narrow strip which extends across and connects the
polysilicon in each of said trenches; and forming a
source contact to at least said source region at a
location laterally removed from the space between said
trenches.

IR-1649 (2-1939)

TRENCH FET WITH NON OVERLAPPING POLY
AND REMOTE CONTACT THEREFOR

5

ABSTRACT OF THE DISCLOSURE

10 A power MOSFET has a plurality of spaced rows
of parallel coextensive trenches. The trenches are lined
with a gate oxide and are filled with conductive
polysilicon. Spaced narrow polysilicon strips overlies
the silicon surface and connects adjacent trenches to one
another. The source contact is made at a location remote
from the trenches and between the rows of trenches. The
trenches are 1.8 microns deep, are 0.6 microns wide and
15 are spaced by about 0.6 microns or greater. The device
has a very low figure of merit and is useful especially
in low voltage circuits.

FIG. 1 - (PRIOR ART)




FIG. 2 - (PRIOR ART)




FIG. 3 - (PRIOR ART)




FIG. 5.





FIG. 4.



N⁺/P CONTACT







FIG. 5



Variable	Mean	Standard Deviation	Minimum	Maximum
AGE	34.5	10.5	20	65
SEX	1.0	0.0	0	1
EDUCATION	12.5	1.5	9	16
INCOME	15.0	5.0	10	25
OWNERSHIP	0.5	0.5	0	1
RENTAL	0.5	0.5	0	1
PROPERTY	0.5	0.5	0	1
DEBT	0.5	0.5	0	1
SALES	0.5	0.5	0	1
MARKET	0.5	0.5	0	1
PRICE	0.5	0.5	0	1
TIME	0.5	0.5	0	1
AREA	0.5	0.5	0	1
TYPE	0.5	0.5	0	1
STATUS	0.5	0.5	0	1
VALUE	0.5	0.5	0	1
SCORE	0.5	0.5	0	1
INDEX	0.5	0.5	0	1
MEASURE	0.5	0.5	0	1
RESULT	0.5	0.5	0	1
OUTPUT	0.5	0.5	0	1
END	0.5	0.5	0	1
START	0.5	0.5	0	1
FINISH	0.5	0.5	0	1
COMPLETE	0.5	0.5	0	1
FAILURE	0.5	0.5	0	1
SUCCESS	0.5	0.5	0	1
PROBLEM	0.5	0.5	0	1
SOLUTION	0.5	0.5	0	1
ANALYSIS	0.5	0.5	0	1
CONCLUSION	0.5	0.5	0	1
RECOMMENDATION	0.5	0.5	0	1
IMPLEMENTATION	0.5	0.5	0	1
EVALUATION	0.5	0.5	0	1
REPORT	0.5	0.5	0	1
PRESENTATION	0.5	0.5	0	1
DISCUSSION	0.5	0.5	0	1
CONCLUSION	0.5	0.5	0	1
RECOMMENDATION	0.5	0.5	0	1
IMPLEMENTATION	0.5	0.5	0	1
EVALUATION	0.5	0.5	0	1
REPORT	0.5	0.5	0	1
PRESENTATION	0.5	0.5	0	1
DISCUSSION	0.5	0.5	0	1
CONCLUSION	0.5	0.5	0	1
RECOMMENDATION	0.5	0.5	0	1
IMPLEMENTATION	0.5	0.5	0	1
EVALUATION	0.5	0.5	0	1
REPORT	0.5	0.5	0	1
PRESENTATION	0.5	0.5	0	1
DISCUSSION	0.5	0.5	0	1
CONCLUSION	0.5	0.5	0	1
RECOMMENDATION	0.5	0.5	0	1
IMPLEMENTATION	0.5	0.5	0	1
EVALUATION	0.5	0.5	0	1
REPORT	0.5	0.5	0	1
PRESENTATION	0.5	0.5	0	1
DISCUSSION	0.5	0.5	0	1
CONCLUSION	0.5	0.5	0	1
RECOMMENDATION	0.5	0.5	0	1
IMPLEMENTATION	0.5	0.5	0	1
EVALUATION	0.5	0.5	0	1
REPORT	0.5	0.5	0	1
PRESENTATION	0.5	0.5	0	1
DISCUSSION	0.5	0.5	0	1
CONCLUSION	0.5	0.5	0	1
RECOMMENDATION	0.5	0.5	0	1
IMPLEMENTATION	0.5	0.5	0	1
EVALUATION	0.5	0.5	0	1
REPORT	0.5	0.5	0	1
PRESENTATION	0.5	0.5	0	1
DISCUSSION	0.5	0.5	0	1
CONCLUSION	0.5	0.5	0	1
RECOMMENDATION	0.5	0.5	0	1
IMPLEMENTATION	0.5	0.5	0	1
EVALUATION	0.5	0.5	0	1
REPORT	0.5	0.5	0	1
PRESENTATION	0.5	0.5	0	1
DISCUSSION	0.5	0.5	0	1
CONCLUSION	0.5	0.5	0	1
RECOMMENDATION	0.5	0.5	0	1
IMPLEMENTATION	0.5	0.5	0	1
EVALUATION	0.5	0.5	0	1
REPORT	0.5	0.5	0	1
PRESENTATION	0.5	0.5	0	1
DISCUSSION	0.5	0		








FIG. 13





FIG. 14

137

12



5745-



[illegible]

FIGURE 16

[illegible]

Page 18

UNITED STATES OF AMERICA
COMBINED DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

OFGS FILE NO.
IR-1649
(2-1939)

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

TRENCH FET WITH NON OVERLAPPING POLY AND REMOTE CONTACT THEREFOR

the specification of which is attached hereto, unless the following box is checked:

☐ was filed on _____ as United States patent Application Number or PCT International patent application number _____ and was amended on _____ (if any).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information known to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate or United States provisional application(s) listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign or Provisional Application(s)

COUNTRY	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 35 U.S.C. 119
			YES ___ NO ___
			YES ___ NO ___
			YES ___ NO ___


I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

UNITED STATES APPLICATION NUMBER	DATE OF FILING (day, month, year)	STATUS (patented, pending, abandoned)

I hereby appoint customer no. 2352 OSTROLENK, FABER, GERB & SOFFEN, LLP, and the members of the firm, Samuel H. Weiner - Reg. No. 18,510; Jerome M. Berliner - Reg. No. 18,653; Robert C. Faber - Reg. No. 24,322; Edward A. Meilman - Reg. No. 24,735; Stanley H. Lieberstein - Reg. No. 22,400; Steven I. Weisburd - Reg. No. 27,409; Max Moskowitz - Reg. No. 30,576; Stephen A. Soffen - Reg. No. 31,063; James A. Finder - Reg. No. 30,173; William O. Gray, III - Reg. No. 30,944; Louis C. Dujmich - Reg. No. 30,625 and Douglas A. Miro - Reg. No. 31,643, as attorneys with full power of substitution and revocation to prosecute this application, to transact all business in the Patent & Trademark Office connected therewith and to receive all correspondence.

SEND CORRESPONDENCE TO: **OSTROLENK, FABER, GERB & SOFFEN, LLP** DIRECT TELEPHONE CALLS TO:
1180 AVENUE OF THE AMERICAS (212) 382-0700
NEW YORK, NEW YORK 10036-8403
CUSTOMER NO. 2352


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR Daniel M. Kinzer	INVENTOR'S SIGNATURE 	DATE 2/17/2000
RESIDENCE (City and either State or Foreign Country) El Segundo, California		COUNTRY OF CITIZENSHIP U.S.A.
POST OFFICE ADDRESS 760 Center Street, El Segundo, California 90245		

Continued on page 2

FULL NAME OF SECOND JOINT INVENTOR (IF ANY) Ritu Sodhi	INVENTOR'S SIGNATURE <i>Ritu Sodhi</i>	DATE 2/12/00
RESIDENCE (City and either State or Foreign Country) Redondo Beach, California	COUNTRY OF CITIZENSHIP India	
POST OFFICE ADDRESS 2219A Harriman Lane, Redondo Beach, California 90278		
FULL NAME OF SECOND JOINT INVENTOR (IF ANY) Mark Pavier	INVENTOR'S SIGNATURE	DATE
RESIDENCE (City and either State or Foreign Country) Guildford, Surrey, England	COUNTRY OF CITIZENSHIP Great Britain	
POST OFFICE ADDRESS 3, Artillery Road, Guildford, Surrey, England GU1 4NN		

Continued on page 2

FULL NAME OF SECOND JOINT INVENTOR (IF ANY) Ritu Sodhi	INVENTOR'S SIGNATURE	DATE
RESIDENCE (City and either State or Foreign Country) Redondo Beach, California	COUNTRY OF CITIZENSHIP India	
POST OFFICE ADDRESS 2219A Harriman Lane, Redondo Beach, California 90278		
FULL NAME OF SECOND JOINT INVENTOR (IF ANY) Mark Pavier	INVENTOR'S SIGNATURE 	DATE 10 th February 2000
RESIDENCE (City and either State or Foreign Country) Guildford, Surrey, England	COUNTRY OF CITIZENSHIP Great Britain	
POST OFFICE ADDRESS 3, Artillery Road, Guildford, Surrey, England GU1 4NN		

Continued on page 2